


# Graphic Dot Matrix Chip In Glass VFD

# MN32032A

- ❑ 320 x 32 Graphic Dot Matrix
- ❑ Chip in Glass Driver IC
- ❑ High Brightness Blue Green Display
- ❑ Synchronous Serial Interface
- ❑ Grey Scale Levels available
- ❑ Wide Operating Temperature

This VF glass includes 2 x 336 bit serial shift register, latched drivers which connect to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.



### PIN OUT

Pin	Sig	Pin	Sig
1	F1	12	GCP
2	F1	13	SOUT2
3	F1	14	SOUT1
6	VDD2	15	CLK
7	VSS	16	SIN1
8	VSS	17	SIN2
9	VDD1	80	F2
10	BLK	81	F2
11	LAT	82	F2

Dimensions in mm. See full spec for tolerances

### ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	V <sub>DD1</sub>	3.0	3.3	5.5	V	V <sub>SS</sub> =0V
Logic Current	I <sub>DD1</sub>	-	2.0	4.0	mA	V <sub>DD1</sub> =3.3V
Filament Voltage	E f	5.9	6.5	7.2	Vac	V <sub>DD2</sub> =0V
Filament Current	I f	135	150	165	mAac	V <sub>DD2</sub> =0V
Display Voltage	V <sub>DD2</sub>	50.0	55.0	37.0	V	V <sub>SS</sub> =0V
Display Current	I <sub>DD2</sub>	-	18.0	25.0	mA	V <sub>DD2</sub> =55V
Filament Bias	E k	-	5.5	-	V	V <sub>SS</sub> =0V
Logic High Input	V <sub>IH</sub>	V <sub>DD1</sub> × 0.85	-	V <sub>DD1</sub>	V	V <sub>SS</sub> =0V
Logic Low Input	V <sub>IL</sub>	0	-	× 0.15	V	V <sub>SS</sub> =0V
Logic High Input	I <sub>IH</sub>	-	-	5.0	μA	V <sub>DD1</sub> =3.3V
Logic Low Input	I <sub>IL</sub>	-250	-70	-35	μA	V <sub>DD1</sub> =3.3V

### ENVIRONMENTAL and OPTICAL SPECIFICATION

Parameter	Value
Display Area (XxY mm)	143.85 x 14.25
Dot Size/Pitch (XxY mm)	0.3 x 0.3/0.45 x 0.45
Luminance	700 cd/m <sup>2</sup> typ.
Colour of Illumination	Blue-Green (Filter for colours)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- The power on rise time should be less than 50ms.
- The 22R resistor at the V<sub>DD2</sub> input is required to prevent current surge during switching.
- If scanning of the display stops with V<sub>DD2</sub> applied, the BLK input must be set high to prevent damage to the display.


### SHIFT REGISTER ASSIGNMENT

Electrode	Bit Numbers
Grid G80-G1	GSIN 257-336
Row 1 'ahbgcfde'	SIN 1-8
Row 2 'ahbgcfde'	SIN 9-16
Row 3 'ahbgcfde'	SIN 17-24
:	:
:	:
Row 31 'ahbgcfde'	SIN 241-248
Row 32 'ahbgcfde'	SIN 249-256


### INTERFACE TIMING

Parameter	Time
CLK Cycle	300ns min
CLK High	140ns min
CLK Low	140ns min
SIN Setup	60ns min
SIN Hold	60ns min
LAT High	250ns min
CLK then LAT	200ns min
BLK Hold	5μs min


### INTERFACE EXAMPLE



### MULTIPLEX TIMING



### POWER SEQUENCE



### CONTACT

**Noritake Sales Office Tel Nos**  
 Nagoya Japan: +81 (0)52-561-9867  
 Canada: +1-416-291-2946  
 Chicago USA: +1-847-439-9020  
 Munchen (D): +49 (0)89-3214-290  
 Itron UK: +44 (0)1493 601144  
 Rest Europe: +49 (0)61-0520-9220  
[www.noritake-itron.com](http://www.noritake-itron.com)

Subject to change without notice.  
 Doc Ref: 04824 Iss.2 5July06