



Description

The ICS333 is a low cost frequency generator that is factory programmable. Using analog/digital Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal or clock input to produce three output clocks. One or more of the outputs can be programmed to implement spread spectrum for EMI reductions.


The device also has a power down feature that tri-states the clock outputs and turns off the PLL when the PDTS pin is taken low.

This datasheet is to be used with the one-page programming information for the complete specification on the device.

Features


- 8 pin SOIC package
- Zero ppm synthesis error
- Input crystal frequency from 5 to 27 MHz
- Input clock frequency from 3 to 50 MHz
- Three output clocks
- Spread spectrum capability for low EMI
- Output clock frequencies up to 200 MHz
- Duty cycle of 45/55
- 3.3 V operating voltage (consult ICS for 5V)
- Advanced, low power CMOS process
- For one output clock (lowest jitter), use the ICS331.
 For two output clocks, see the ICS332. For more than three outputs, see the ICS355 or ICS388.

Block Diagram





Pin Assignment



8 pin (150 mil) SOIC

Output Clock Selection Table

	CLK1	CLK2	CLK3
Output frequency	TBD (MHz)	TBD (MHz)	TBD (MHz)
Spread amount	TBD (%)	TBD (%)	TBD (%)
Spread direction	TBD	TBD	TBD

Note: The output clock frequencies and spread amount are determined when the device is programmed.

Pin Descriptions

Pin	Pin	Pin	Pin Description
1	X1/CLK	ΧI	Crystal Input. Connect this pin to a 5 to 27 MHz fundamental crystal or clock input.
2	VDD	Power	Connect to +3.3V.
3	GND	Power	Connect to ground.
4	CLK1	Output	CMOS level clock output. Weak internal pull-down when tri-state.
5	CLK2	Output	CMOS level clock output. Weak internal pull-down when tri-state.
6	CLK3	Output	CMOS level clock output. Weak internal pull-down when tri-state.
7	PDTS	Input	Powers down entire chip. Tri-states CLK outputs when low. Internal pull-up.
8	X2	ХО	Crystal Input. Connect this pin to a 5 to 27 MHz fundamental crystal. Float for clock input.



External Components

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω .

Decoupling Capacitor

As with any high performance mixed-signal IC, the ICS333 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01µF must be connected between VDD and the PCB ground plane.

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) been the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X1 to ground.

The value (in pF) of these crystal caps should equal $(C_L -6pF)^*2$. In this equation, $C_L = crystal$ load capacitance in pF. Example: For a crystal with a 16 pF

load capacitance, each crystal capacitor would be 20 pF $[(16-6) \times 2] = 20$.

PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI the 33Ω series termination resistor, if needed, should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS333. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS333. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	0 to +70°C
Storage Temperature	-65 to +150°C
Junction Temperature	175°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0	_	+70	°C
Power Supply Voltage (measured in respect to GND)	+3.15	+3.3	+3.47	V



DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3V ±5%, Ambient Temperature 0 to +70°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15	3.3	3.47	V
Supply Current	IDD	No load, Note 1		TBD		mA
Input High Voltage, PDTS	V _{IH}	-	2	-	_	V
Input Low Voltage, PDTS	V_{IL}	-	-	-	0.4	V
Input High Voltage, ICLK	V _{IH}	-	VDD/2+1	-	_	V
Input Low Voltage, ICLK	V_{IL}	-	-	-	VDD/2-1	V
Output High Voltage (CMOS High)	V _{OH}	I _{OH} = -8 mA	VDD-0.4			V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 12mA	_	_	0.4	V
Short Circuit Current	Ios			±70		mA

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3V ±5%, Ambient Temperature 0 to +70° C


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Rise Time	t _{OR}	0.8 to 2.0V		1		ns
Output Fall Time	t _{OF}	2.0 to 0.8V		1		ns
Cycle Jitter (short term jitter)	t _{ja}	Note 1		TBD		ps
Input Frequency, crystal input			5		27	MHz
Input Frequency, clock input			3		50	MHz
Output Frequency			TBD		200	MHz
Output Frequency Synthesis Error		Note 1		0	TBD	ppm
Output Enable Time, PDTS high to output on					TBD	ms
Output Disable Time, PDTS low to tri-state					TBD	ms

Note 1: Values dependent on programming



Package Outline and Package Dimensions (8 pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping packaging	Package	Temperature
ICS333M-xx	ICS333M-xx	Tubes	8 pin SOIC	0 to +70° C
ICS333M-xxT	ICS333M-xx	Tape and Reel	8 pin SOIC	0 to +70° C

The -xx indicates a two character programming code, which must be specified when ordering parts.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.